Tw

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

n re Patent Application of: RAYNOR ET AL.

Serial No. 09/993,387

Filing Date: November 16, 2001

For: SOLID STATE IMAGING DEVICE AND ASSOCIATED METHODS

TRANSMITTAL OF CERTIFIED PRIORITY DOCUMENT

COMMISSIONER FOR PATENTS P.O. BOX 1450 ALEXANDRIA, VA 22313-1450

Sir:

SEP 1 0 2007

Transmitted herewith is a certified copy of the priority Great Britian Application No. 0027931.5.

Respectfully submitted,

MICHAEL W. TAYLOR

Reg. No. 43,182

Allen, Dyer, Doppelt, Milbrath

& Gilchrist, P.A.

255 S. Orange Avenue, Suite 1401

Post Office Box 3791

Orlando, Florida 32802

Telephone: 407/841-2330


Fax: 407/841-2343

Attorney for Applicant

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: COMMISSIONER FOR PATENTS, P.O. BOX 1450, ALEXANDRIA, VA 22313-1450, on this 6th day of September, 2007.

Justin Don



Concept House Cardiff Road Newport South Wales NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with patent application GB0027931.5 filed on 16 November 2000.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the ompany in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

accordance with the rules, the words "public limited company" may be replaced by p.l.c., P.L.C. or PLC.

Registration under the Companies Act does not constitute a new legal entity but merely structs the company to certain additional company law rules.

Signed

Dated 16 August 2007

* Office is an operating name of the Patent Office

THE PATENT OFFICE Request for grant of a patent The Patent Office 1 6 NOV 2000 Cardiff Road Newport Gwent NP9 1RH NEWPORT Your reference P26562-/TSI/JCO 16NOVOO E584113-9 D02884_ 541/7704 A BA-AA27931 S 0027931.5 Patent Application Number (the Patent Office will fill in this part) Full name, address and postcode of the or of each applicant (underline all surnames) STMicroelectronics Ltd **Aviation House** 31 Pinkhill **EDINBURGH** Patents ADP number (if you know it) EH12 7BF If the applicant is a corporate body, give the country/state of its incorporation United Kingdom Title of the invention "Solid State Imaging Device" Name of your agent (if you have one) Murgitroyd & Company "Address for service" in the United Kingdom 373 Scotland Street to which all correspondence should be sent **GLASGOW** (including the postcode) G5 8QA Patents ADP number (if you know it) 1198013 If you are declaring priority from one or more Country Priority application number Date of filing earlier patent applications, give the country (if you know it) (day / month / year) and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number If this application is divided or otherwise Number of earlier application Date of filing derived from an earlier UK application, (day / month / year) give the number and the filing date of the earlier application Is a statement of inventorship and of right to grant a patent required in support of this request? (Answer 'Yes' if: any applicant named in part 3 is not an inventor, or Yes there is an inventor who is not named as an any named applicant is a corporate body. See note (d))

Patents Form 1/77

9. Enter the number of sheets for any of the following items you are filing with this form. Do not count copies of the same document

Continuation sheets of this form

Description

Claim(s) 2

Abstract

Drawing(s) 7 + 7

 If you are also filing any of the following, State how many against each item.

Priority documents

Translations of priority documents

Statement of inventorship and right to grant of a patent

Request for preliminary examination and search (Patents Form 9/77)

Request for substantive examination (Patents Form 10/77)

Any other document

(please specify)

I/We request the grant of a fatent on the basis of this application

Signature C

Murgitroyd &

ompany

Date

15 November 2000

 Name and daytime telephone number of person to contact in the United Kingdom

JOHN COOPER

0141 307 8400

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication publication or communication has been given, or any such direction has been revoked.

Notes

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- d) If you have answered 'Yes' Patents Form 7/77 will need to be filed.
- e) Once you have filled in the form you must remember to sign and date it.
- f) For details of the fee and ways to pay please contact the Patent Office.

1 "Solid State Imaging Device" 2 This invention relates to a solid state imaging 3 device which can be operated to provide an improved 5 shutter function. 6 There are various basic CMOS pixel structures. 7 common type, with 3 transistors per pixel, is 8 described in US 4,407,010 ("CMOS 3T" pixel), 9 illustrated in Fig. 1 of the accompanying drawings. 10 This is an efficient structure as a transistor M1 11 amplifies the photodiode output inside the pixel. 12 Transistor M2 serves to reset the voltage on the 13 pixel. Transistor M3 is a multiplex transistor - it 14 enables many pixels in a column to be wired together 15 and only one pixel enabled at a time. 16 The device 17 "Iload" is typically a sense amplifier which both provides a load for the source follower transistor M1 18 and also measures the output voltage. 19 20

1 The typical voltage on a photodiode is shown in 2 Figure 2. At point "1", the pixel is reset by turning on transistor M2 which sets the voltage on 3 the reverse-biased diode to a preset voltage (VRT). After this point, light falling onto the pixel will 5 create photo-generated electrons which will be 6 7 attracted to the photodiode. This will cause the diode to be discharged. 8 The amount of discharge is proportional to both the amount of light and also the 9 10 amount of time. After a period of time (integration 11 period, "Tint") the voltage on the pixel is measured. If the time "Tint" is kept constant, the swing will 12 13 be proportional solely to the amount of light falling 14 on the pixel. 15 Typically, as shown in Figure 3, the pixels are 16 17 arranged into a 2-dimensional grid of rows and columns. There is one "Iload"/sense amplifier per 18 19 column. The amplifier measures the output voltage of 20 Several (usually all pixels in a column) the pixel. 21 share a single sense amplifier. Because of this 22 structure all the elements in a row are read out 23 simultaneously (into the sense amplifiers) and the 24 rows are addressed sequentially. 25 As the rows are read out sequentially, they must also 26 27 be reset sequentially. This keeps the integration time "Tint", constant for the whole sensor, and the 28 29 brightness of the image constant over the image 30 plane.

31

(

3

This operation is called "rolling blade shutter" and 1 2 is analogous to how a physical shutter in a 35mm SLR 3 camera works. In the CMOS 3T sensor, the integration time is variable - this is achieved by varying the 4 time between the reset and readout pulse. 5 also similar to how 35mm SLR cameras work - the 6 shutter blades move over the film at a constant rate, 7 8 but a gap between the blades is adjusted to adjust the effective shutter speed. 9 10 Another common type of CMOS pixel has 4 transistors. 11 There are various types of implementation, one of 12 which is shown in Figure 4. 13 The advantage of this design is that it has two storage capacitances per 14 15 Cpd is formed by the "parasitic" capacitance 16 of the photodiode. The storage node, Csn is formed 17 partly by the stray capacitance of M1, M2 but also by 18 creating a storage device inside the pixel. advantage of a 4T pixel is sensitivity: V=Q/C; hence, 19 by reducing the value of Csn, the output voltage for 20 21 a given photocharge is increased. 22 The 4T pixel has another advantage - its ability to 23 form an "electronic shutter". Although arrays of 24 either 3T or 4T pixels can be reset simultaneously, 25 26 the sequential readout mechanism of the 3T pixel 27 prevents simultaneous readout. The 4T pixel does not suffer from this problem as it has a storage element 28 incorporated inside each pixel ("Csn" in Figure 4). 29 30 This permits the entire array to be "sensed" simultaneously, i.e. photo-generated charge is 31

transferred from each pixel's Cpd to the pixel's Csn 1 simultaneously. The readout mechanism then proceeds 2 in a row sequential fashion, similar to the mechanism 3 4 used in 3T pixels. As all the pixels in the array are reset and measured simultaneously, the array 5 captures a "snapshot" of the light pattern falling on the sensor (unlike the "rolling blade shutter" of 3T 7 This technique is of great value for handpixels). held operation of the camera as the effect of camera 9 10 shake is reduced as the total time for which the array is collecting light (as opposed to the time for 11 which an individual pixel is collecting light) is 12 13 minimised. 14 There are significant disadvantages with a 4T pixel: 15 16 17 the extra circuitry (M4, Csn) occupies area on the pixel and this reduces the amount of light 19 reaching the photodiode. transferring all the charge from Cpd to Csn is 20 21 difficult to achieve. Special CMOS manufacturing 22 techniques are often employed to change the 23 structure of the photodiode Cpd or the transfer 24 transistor M4. These manufacturing techniques are 25 very costly (as they are non-standard) and are also difficult to achieve reliably. 26 27 There are also some "linear arrays" (see Figure 5) 28 with two rows of pixels which have separate 29 electronics on both top and bottom. 30 These structures 31 are limited to a maximum of two rows.

1 2 Other prior art in this area includes US 4,835,617, 3 US 5,576,762, US 5,134,489, US 5,122,881, US 5,471,515 and WO 98/08079. 4 An object of the present invention is to provide a 6 solid state image sensor which, like the 3T sensor, 7 can be manufactured by standard techniques, but which 8 also is capable of providing a true electronic 9 10 shutter. 11 The invention and preferred features thereof are 12 13 defined in the appended Claims. 14 Briefly stated, the invention is based upon locating 15 the readout electronics off the image plane of the 16 -17 In preferred forms of the invention, this is device. 18 facilitated by connecting each pixel to its associated readout electronics via a multi-conductor 19 20 signal bus. 21 Embodiments of the invention will now be described, 22 by way of example only, referring to the drawings in 23 24 which: 25 26 Figures 1 to 5 illustrate the prior art discussed 27 above; 28 Figure 6 shows a part of one column of an array 29 30 structure embodying the invention;

```
Figure 7 is a timing diagram illustrating the
  1
  2
       operation of Figure 6:
       Figure 8 shows a typical system layout of a sensor
  5
       incorporating the circuitry of Figure 6;
       Fig. 9 shows one pixel and read-out circuitry of a
  7
       modified version of Fig. 6;
  8
 10
       Figure 10 is a timing diagram illustrating the
11
       operation of Figure 9;
12
13
      Figure 11 shows one pixel plus read-out circuitry of
      a further modification of Fig. 6;
14
15
      Figure 12 is a timing diagram illustrating the
16
17
      operation of Figure 11;
18
      Figure 13 is a view similar to Figure 8 but showing a
19
      modified system layout; and
20
21
22
      Figure 14 shows a preferred readout arrangement for
23
      the circuit of Figure 11.
24
25
      A basic feature of the invention is to provide a
      storage node per pixel and, to avoid degrading the
26
      fill factor (and hence light sensitivity), locating
27
      the storage element away from the image plane.
28
29
      Referring to Figure 6, this embodiment has only two
30
      transistors, M1 and M2, per pixel, thus improving the
31
```

7

fill factor and sensitivity. The array is not 1 2 multiplexed and therefore there is no mulitplex transistor in the pixel equivalent to M3 in Figure 1. 3 Instead, there is a connection to the signal bus 10 5 which runs through the column. 7 The switches S2-1, S2-2 etc will typically be implemented as MOSFET transistors. 8 The current loads 9 Iload are to ensure correct operation of sense transistor M1. Figure 6 shows only two pixels, but 10 11 in a practical array there are several pixels in a 12 column. 13 The operation of the array is as follows. At point 1 14 15 (see Figure 7) the RST signal goes high, causing all 16 the "M2" transistors (M2 1, M2 2 etc) to conduct and 17 the voltage Vpix on the photodiode to be reset to Vrt. At a time later, point 2 (see Figure 7), all 18 19 the "S1" switches (S1_1, S1_2 etc) are closed 20 simultaneously and the output of the sense transistors (M1) are stored on the sense capacitors 21 22 (Csn 1, Csn 2). Subsequently (not shown), the 23 signals on the sense capacitors are readout 24 sequentially by sequentially closing switches S2 25 $(S2_1, S2 2 etc)$. 26 Figure 8 shows a typical layout of a system, with an 27 image array 12 and sample capacitor area 14. 28 29 ease of drawing, a 6 x 6 pixel structure is shown but the array would typically be larger. 30 Note how the

output from each pixel is wired ("X" in Figure 8) to

a different conductor of the signal bus 10. Note 1 2 also the cell width A of the system. 3 The embodiment of Figures 6 to 8 shows signal bus lines planar with the image plane, i.e. using the 6 same conductor layer. One improvement (not shown) is to stack the conductors, that is to use different 7 8 conductive layers. This reduces the amount of metal 9 covering the pixel and thus improves the amount of 10 light collected by the pixel. 11 12 The system described in Figure 6 is area and cost efficient but it suffers from "Fixed Pattern Noise" 13 in the form of brightness variations on the picture. 14 15 This is due to the varying amount of "threshold voltage" of transistors M1 over the array. 16 variations are a normal part of CMOS manufacturing 17 18 process. A practical way of cancelling this offset 19 is to measure, on a per-pixel basis, the reset 20 voltage after the source follower. 21 Referring to Figures 9 and 10, this is achieved by 22 23 closing switch S3 (Figure 9) immediately after the end of the reset pulse ("2" in Figure 10). 24 signal is then stored on "Cres" and switch S3 is 25 26 opened. For a period of time ("3" in Figure 10), the 27 pixel collects light and the photo-charge discharges the photodiode. At the end of this period ("4" in 28 29 Figure 10) the signal is sampled on "Csn". During image readout ("5" in Figure 10), switches S2 and S4 30

are closed simultaneously and both the signal and

reset values are output onto the "Output Signal" and 1 2 "Reset Value" conductors. The threshold voltage can 3 then be compensated by subtracting the "Reset Value" from the "Output Signal". 5 6 This technique is similar to that used in US 7 5,122,881 but is modified to deal with the present situation where no multiplex transistor is present. 8 9 10 Although the technique described previously (Figure 9) cancels the offset, it degrades the rate at which 11 the system can operate as it is not possible to 12 13 perform image acquisition and readout simultaneously. This is because the reset signal ("2" in Figure 10) 14 occurs at the start of an image acquisition, but is 15 required during readout. A new acquisition is 16 17 therefore not possible until readout has been 18 completed. 19 20 The solution to this problem is shown in Figure 11. 21 An extra capacitor per pixel is used to enable 22 simultaneous image acquisition and readout. 23 24 To understand the operation of the circuit in Figure 11, refer to the timing diagram in Figure 12: 25 26 27 • At point "1", Vrst goes high causing all the 28 M2s in the array to conduct, resetting the 29 photodiodes in the array.

1 As soon as this is complete, (point "2") S2 2 goes high enabling CresA to sample the reset 3 value of the pixel. 4 The image array collects light until time "3" 5 when the voltage corresponding to the pixel's 6 exposure to light is collected. S1 is closed 7 and the voltage is stored on the pixel's Csn. 8 At this time the system has collected a complete set 9 of reset and image values and is ready to readout. 10 11 Before this occurs, the next acquisition cycle 12 starts: 13 At point "4", Vrst goes high causing all the 14 M2s in the array to conduct, resetting the 15 photodiodes in the array. 16 As soon as this is complete, (point "5") S4 17 goes high enabling CresB to sample the reset 18 value of the pixel. As the image array collects light, the 19 20 pixels' capacitors are accessed sequentially. 21 At point "6", S2 is closed to output the 22 image value "Vsn" stored on Csn onto the 23 "Output Signal" conductor. For this sequence 24 of images, S4 is closed to output the reset value "Vres" stored on CresA onto the "Reset 25 26 Value A" conductor. 27 The image array collects light until time "7" when the voltage corresponding to the pixel's 28

exposure to light is collected. S1 is closed

and the voltage is stored on the pixel's Csn.

29

1 2 At this time the system has collected another complete set of reset and image values and is ready 3 to readout. Before this occurs, the next acquisition 5 cycle starts: 6 Point "8" is identical to point "1" 7 Point "9" is identical to point "2" As the image array collects light, the 8 9 pixels' capacitors are accessed sequentially. At point "10", S2 is closed to output the 10 image value "Vsn" stored on Csn onto the 11 "Output Signal" conductor. For this sequence 12 13 of images, S6 is closed to output the reset value "Vres" stored on CresB onto the "Reset 14 Value B" conductor. 15 16 The system continues to operate using the sequence 17 18 described above. The important feature to note on Figure 12 is that Vsn is able to be output on each 19 20 frame. 21 In the layout shown in Figure 8, the pitch of the 22 sample capacitors is $1/6^{th}$ the pitch of the pixels as 23 there are 6 pixels vertically. For a larger array, a 24 greater number of sample capacitors needs to be 25 fitted into the width of a pixel. This presents a 26 practical limit to the architecture - the minimum 27

manufacturing technology used by the architecture, the maximum size of the pixel is determined by cost 30 31 factors.

width of sample capacitors is determined by the

28

1

An improved layout is shown in Figure 13. This
architecture has sample capacitors 14A and 14B at the
top and bottom of the array 12. There are now two
signal buses 10A and 10B, divided in the centre, and
the cell width B is equal to 1/3 of a pixel. There
are two advantages.

8

9

10

11

12 13 (1) The fewer signal bus conductors running across each pixel requires less metal and hence there is less obstruction of the pixel (i.e higher fill-factor) and hence greater sensitivity from the pixel.

14 (2) As the array is divided into two parts, the 15 sample capacitors are shared top and bottom, 16 resulting in twice the width available.

17

The following table illustrates the advantages:

18 19

Layout	Column Width	Pixel Array	Pixel Size	Image Plane	Imaging Area
Fig. 8	2μm	100x100	200μmx200μm	200mmx200mm	400m²
Fig. 13	2μm	100×100	100μmx100μm	100mmx10mm	100m²

20

As can be seen in the final column, the improved layout technique of Fig. 13 produces a four-fold increase in area (and hence a corresponding reduction in cost per unit area).

1 Turning to Figure 14, a preferred scheme for measuring and amplifying the two output signals will 2 3 now be described. Associated with the switches S2, S4, S6 and the 5 conductors "Output Signal" 18, "Reset Value A" 20, 6 7 and "Reset Value B" 22, are unwanted stray capacitances. As the array size increases, the 8 number of pixels and therefore the number of switches 9 10 increases. The cumulation of all these switches can produce an unwanted capacitance roughly equal to that 11 of the sampling capacitances. When the signals are 12 read out (switches S2/S4/S6 closed), part of the 13 charge stored on the capacitors Csn/CresA/CresB is 14 15 used to charge the stray capacitors. This problem is known as "charge sharing". This can easily be 50% to 16 70% of the signal, reducing the output swing to 1/217 18 or 1/4 of the "true" signal. 19 20 Using a differential, charge sensitive amplifier 16 21 as shown in Figure 14 charge sharing is avoided. Before the signal is read out, the switches S7, S8 22 are closed and the amplifier 16 put into its "common 23 24 mode reset" state. This discharges the capacitors Cf1, Cf2 on the feedback of the operational amplifier 25 16 and forces the conductors 18, 20, 22 to the common 26 mode voltage. Switches S7/S8 are opened and S2, S4 27 28 (or S6) are then closed. The nature of the operational amplifier is to ensure that its input 29 remains at the common mode voltage. By doing so 30 there is no change in voltage on the lines 18, 20 and 31

22 and so there can be no loss of charge. During the 1 readout, the voltages on Csn, CresA, CresB are also 2 set to the common mode voltage. The change in 3 voltage from that which was measured off the array 4 5 requires a current to flow. This comes from the 6 output of the op-amp 16 via the feedback capacitors Cf1, Cf2. For correct (symmetrical operation) the 7 capacitance of Cf1 = Cf2 and Csn=CresA=CresB. Hence: 8 9 Out1 - Out2=(Vsignal - Vreset)xCsn/Cf1 10 11 12 Modifications and improvements may be made to the foregoing within the scope of the invention. 13 14 15

_	<u>C16</u>	at this
2		
3	1.	A solid state imaging device comprising a two-
4		dimensional array of pixels forming an image
5		plane, and readout electronics for reading out
6		signals from the pixels in a predetermined
7		manner; and in which the readout electronics are
8		located off said image plane.
9		
10	2.	The device of claim 1, in which each pixel is
11		connected to its associated readout electronics
12		via a multiconductor signal bus.
13		
14	3.	The device of Claim 2, in which each pixel
15		comprises a photosensitive diode and switching
16		means for resetting and discharging the diode;
17		and in which the switching means consists only
18		of a first transistor for applying a reset pulse
19		and a second transistor operable to connect the
20		diode to a predetermined conductor of said
21		multi-conductor signal bus.
22		
23	4.	The device of Claim 2 or Claim 3, in which the
24		signal bus conductors are stacked.
25		
26	5.	The device of any preceding Claim, in which the
27		readout electronics are located at one side of
28		the array.
29		•

1	6.	The device of any one of Claims 1 to 5, in which
2		the readout electronics are located on two
3		opposite sides of the array.
4		
5	7.	The device of any preceding Claim, in which all
6		pixels in the array are reset simultaneously and
7		are read out simultaneously.
8		
9	8.	The device of any preceding Claim, in which the
10		readout electronics comprises, for each pixel, a
11		first store for a reset value and a second store
12		for a read out value; and the readout
13		electronics is effective to modify the read out
14		value of a given pixel by the stored reset value
15		for that pixel.
16		
17	9.	The device of Claim 8, in which the readout
18		electronics further includes, for each pixel, a
19		further store for a second reset value whereby
20		the current reset and read out values may be
21		processed simultaneously with applying a new
22		reset pulse.
23		
24	10.	The device of Claim 9, in which the readout
25		electronics further includes a differential
26		amplifier connectable to said stores, and means
27		for putting the amplifier into a common mode
28		reset state prior to reading out a signal.
29		•




Figure 1 Three Transistor Pixel




Figure 2 Voltage Swing on Photodiode





Figure 3 Multiplex Readout








Figure 5 Sophisticated Linear Array








Figure 8 Typical System Layout




Figure 9 Improved Circuit - Offset Cancellation




Figure 10 Offset Cancellation - Timing diagram




Figure 11 Improved Circuit - Offset Cancellation 2




Figure 12 Offset Compensation 2 - Timing Diagram




Figure 13 Improved Layout Technique




Figure 14 Preferred Readout Amplification